FPGA Design Verification Engineer

Company Headquarters, Milpitas, CA (San Francisco Bay Area)

Job description

Responsibilities and Duties:

As a key member of our FPGA team, you will play an important role in verifying the design and implementation of the industry's leading network monitoring devices.

• Responsible for hands-on verification of FPGA designs using state of the art verification methodologies such as UVM.

• Architect and develop testbench components in SystemVerilog UVM environment.

• Write constrained random tests and execute test plans for design under test.

• Debug failures and root cause issues.

• Perform coverage analysis and drive to coverage closure.

• Integrate verification into continuous integration flow and into CI tools like TeamCity.

• Work closely with the Software and QA teams to plan and prioritize tasks.

• Mentor junior engineers and interns.

Qualifications and Skills:

• Bachelor's degree in EE/CS/CE or equivalent, with 7+ years of relevant experience, or Master’s degree in EE/CS/CE or equivalent, with 5+ years of relevant experience

• UVM and SystemVerilog expertise.

• Networking and packet processing experience preferred.

• Strong debugging, troubleshooting and analytical skills.

• Strong communication skills and collaborative attitude.

• Self-starter, and motivated to champion continuous improvement and positive team culture.

• Python experience is desirable.

Apply here

Make your first move in giving your career a massive push forward.

Max file size 10MB.
Upload failed. Max size for files is 10 MB.
Thank you! Your submission has been received!
Oops! Something went wrong while submitting the form.